

### **UFDAC (WP5) Interface Descriptions**

Collection of application relevant data by all UFDAC partners

Michael Bussmann (HZDR), Patrick Gessler (XFEL) March 10, 2016

# **Preamble**

In the following we document the "Definition of data structures and interfaces for software for processing, transfer, and injection of data" in the context of the applications of each participant in WP5.

This is done by putting the data structures and interfaces that are necessary to define in order to transfer knowledge and best practices between WP5 partners in the context of the existing data acquisition hardware and requirements.

We have thus decided to create a list for each application of each participant that defines not just the data structures that are defined within every application but also additional information like the rate at which data is produced and how it is transported and which hardware is currently used or is foreseen to process the data.

Moreover, data injection at different stages of the analysis chain, data transfer from experiment to data analysis and data processing like filtering, selection, reduction, compression, classification, etc. is detailed in order to have a clear overview of the development status at each partner.

### Thus, for each application the following criteria were collected and summarized:

Application: Setup Details: DAQ: Protocols: Software: Additional Res.:

Short description of the intended scientific application Details on the scientific setup required to execute the application Sensors/Detectors: Sensors and detectors used in acquiring data Test requirements: Any requirements on testing the hardware/software Short review of the data acquisition chain Data-processing el.: Summary of all hardware used for data processing Interfaces for data...: Describes the hardware interfaces used for data transfer Describes the corresponding software protocol for data transfer Input data formats: Describes the data formats coming from the data acquisition Output data formats: Describes the data formats coming out of the analysis Programming lang.: Describes the languages in which data acquisition/analysis are written Describes all software used for data acquisition/analysis Algorithmic details: Describes special/central features of the algorithms used Additional information publically available for reference Aims within UFDAC: Shortly state the plan for the application within UFDAC





As becomes clear from the lists below there are two main categories of data, image data and digitizer data as originally identified in the EUCALL proposal.

However, the list reveals a strong diversity when comparing the different applications at the partner facilities in details.

This comes first from the state of development at which each application at an UFDAC partner facility's is in. While some are still in development and some information queried in the list found below is not yet available and will have to be determined, other applications are quite mature and thus more information is already available. Still, even the mature applications face challenges as they are now planned to be scaled for higher data rates and more complex scientific setups.

Bringing these different applications closer together and sharing best practices and common strategies to master the challenges of fast data transfer, injection and analysis is the central aim for UFDAC.

Thus, this report now aims to reveal common structures in the different applications that can be addressed within UFDAC.

### Sensors/detectors + DAQ

Sensors and detectors are as expected quite diverse and specific for the application. They can be roughly divide in two groups: 1D digitizer data, usually streaming data at a high rate and with multiple channels or multidimensional 'pixel' detectors, usually consisting of a 2D pixel matrix (e.g. MCP, CCDs) and additional information per pixel. These determine the data structure for later analysis. Multi-dimensional image data requires different algorithms for subsequent analysis than 1D data streams. Thus, within UFDAC both groups are treated separately, but will exchange information e.g. on fast Fourier transforms (FFTs).

### Data processing element + Programming languages + Software

Here, a great opportunity for common development is clearly visible. For fast analysis, the choice of either FPGA-based or GPU-based solutions or a combination of both is clearly favored by all partners. For the annual EUCALL meeting in 2016 it is thus planned to have a dedicated common session on FPGA/GPU usage for data analysis. Here, we identify the common challenges to be direct memory access (DMA) for fast injection at minimum latency and high bandwidth, data handling for streaming data acquisition and the scalability of the DAQ chain and subsequent analysis to adopt to higher data rates and more data sources/channels.

Consequently, many partners have chosen to use software languages for programming GPUs and FPGAs, e.g. CUDA and VHDL. These choices will influence the development of common software tools and thus will be addressed as one of the next steps within UFDAC. It should be made clear that the choice of programming language or model is not connected to





defining common interfaces, as there is the possibility to have a shared Python/C++/C development.

### Interfaces for data processing + Protocols

As in the case of data processing elements, there exists a great common consensus to use solutions based either on Ethernet or Infiniband when transferring data to the data analysis. Within the DAQ chain solutions are more diverse and usually defined by the hardware used. Here, solutions based on MicroTCA, PCIe dominate, yet the variety is big enough that a common standard looks unlikely to emerge within UFDAC. Yet, common solutions to (remote) direct memory access could be envisioned but have yet to be agreed on.

For protocols TCP/IP or UDP dominate the choice for network transfer of data with MPIbased solutions existing on the high-performance computing side of the data analysis. With the exception of XFEL all partners within UFDAC seem to use these standard protocols, but fortunately the XFEL protocol is compatible with these solutions.

### Input data formats + Output data formats

Here, a great opportunity for common development is clearly visible. Although input data formats vary greatly between applications and are often hardware-defined raw data formats that cannot be changed, for fast analysis, the output data is most often in one way or the other HDF5-compliant. HDF5-compliant software is widely available and the format in its parallel form (PHDF5) is a de facto standard for high performance computing file I/O.

Still, internal output data formats vary among the UFDAC applications. It will thus be foreseen to investigate a common meta data format that defines a minimum common set of meta information on image data and digitizer data that then can be used for subsequent data analysis and visualization purposes. Such a meta data format would be defined as an open standard that all participants can agree on and make their special data formats compliant to.

Meta data information on the scientific data such as image size and bit depth for images as well as meta data from the DAQ such as information on integration time, time stamps, etc. will be in the focus of UFDAC. The DAQ meta data will be of use for subsequent data quality management and optimization of data transport, reduction, transfer, storage and compression. For example the dynamic range of a detector and its dark count rate can serve as an information to determine the maximum information content of an image and thus the storage for the image.





Preliminary conclusion from the definition of data structures and interfaces

For Milestone 5.1 we can now define a set of common working points to address within UFDAC

- All data formats fall into one of the two categories of image data or digitizer data.
- Fast data processing will be done via FPGA- or GPU-based solutions or a mix thereof.
- For this, all applications of all partners are ready to share solutions that are based on C/C++/Python/VHDL.
- For fast data injection, (remote) direct memory access is of great interest.
- Yet, the scalability of the DAQ chain has to be addressed as it is necessary for future data rates to maximize both bandwidth and scalability.
- A starting point for scalable solutions will be data injection and subsequent analysis based on standard network hardware and protocols rather than application-specific hardware and protocols. Solutions favoring TCP/IP, UDP and Infiniband can be shared among the partners
- Yet, PCIe and MicroTCA will be considered when developing solutions for (remote) direct memory access
- (Parallel) HDF5 is the de-facto standard for file input/output used among all partners and can form the basis for defining common meta data formats that describe a minimum set of common scientific data and DAQ data for use by common software solutions.

Accordingly, these working points will be central to the discussion within the WP5 sessions and a common session on GPU/FPGA programming during the 2016 annual EUCALL meeting. It is also foreseen to hold a WP5 workshop in the fourth quarter of 2016 to foster the exchange between the partners.





## **Partner: ELI-ALPS**

Item	Description	Detail
Institution	ELI	Extreme Light Infrastructure
Application	Processing Digitizer data Spectroscopy MCP String-arrays	
Setup Details	DAQ at secondary sources and end- stations. Data from experimental areas will be send over Ethernet connection to HPC front-end for on- line data analysis. Off-line data will be available for remote analysis user interface.	At the HPC front-end data should be analyzed and data reduction should be performed by GPUs and or FPGAs before storing in the permanent storage.
Sensors/Detectors	MCP's, photo-diodes,	Framework of procurement
Test requirements DAQ	Spectroscopy	Appropriate radiation protection 3MP, 16 bit,10 fs
	MCP	1000 fs, 16 bit Single frame: 7.63 MB Data rate: 5.96 Gb/s Data on-line: 10 min Data off-line: 10 days Operation mode: 2 hours / day, 10 min sampling, then replace target
	Multi spectral imaging	1 MP, 16 bpp, 100 fs Data rate: 1.5 Gb/s Data online: 10 min Data offline: 30 min Operation mode: 2 hours / day, 10 min sampling, then replace target,
	CCD	1 MP, 16 bpp, 1 Khz Frame size: 2 MB Data rate: 2 Gb/s Data online: 5 hours Data off-line: 90 days Operation mode: continuous, 10 hours / day





	String-array	4 MP, 16 bpp, 50 Hz Frame size: 8 Mb Data rate: 3 Gb/s Data online: 30 min Data offline: 100 days operation mode: 8 hours / day, 30 min continuous sampling, than replacing target
Data processing element (FPGA, GPU, DSP, CPU)	CPU GPU FPGA	NVIDIA GPU compute capability
Interfaces for data transfer (10Gbps Ethernet, PCIe,)	<i>From experiment:</i> 1-40 Gb Ethernet <i>HPC:</i> Infiniband QDR/FDR	
Protocols (TCP/IP, UDP/IP, PCIe,)	Standard UDP, TCP/IP Message Passing Interface (MPI) RDMA over Ethernet	
Input data formats (CSV, HDF5,)	HDF5 Binary (proprietary)	
Output data formats (CSV, HDF5,)	HDF5 CSV (under consideration ROOT)	Different strategies are being evaluated depending on its application
Programming Languages (VHDL, C, C++, CUDA,) Software including versions	C, C++, CUDA. VHDL. LAPACK, ScaLAPACK Boost	
(Frameworks, Toolbox,)	(ROOT)	
Algorithmic Details	FFT,	
Additional Resources (web repositories, links, documentation, )	Not available	
Aims within UFDAC	Finding effective methods reducing, and storing ultra	s for streaming, processing, a fast data streams.





# **Partner: ELI-NP**

Item	Description	Detail
Institution	ELI-NP (IFIN-HH)	Extreme Light Infrastructure –
		Nuclear Physics / 'Horia Hulubei'
		National Institute for R&D in
		Physics and Nuclear Engineering
Application	Up to 10Hz targets	HPL driven experiments with high
	positioning system by	repetition rate on solid targets
	image processing	require target repositioning and
		alignment in the focal spot of the
		laser within 100ms. Image
		processing is used as a method to
		provide automatic robot – based
		positioning of targets and
		characterization.
Setup Details	CCD camera, Ethernet	
	connection, GPU/CPU	
	unit, online processing	
Sensors/Detectors	CCD, min 2Mpixels, min	
	12bit	
DAQ		
-	4	
Typical duration	4 weeks	300 -100k shots/day
of experiment	<b>T</b>	
Test requirements	Test bench	
Image/Digitizer	min 2Mpix, 20-30FPS,	
properties	Tiff/HDF5	
(size, resolution,		
data format,		
encoding,)		





Data bandwidth	100MB/s to GPU for	
(in, out,	processing	
intermediate,)		
Latencies	Not yet determined	
Data processing	GPU, CPU	NVIDIA GPU, series not yet
element (FPGA,		determined
GPU, DSP, CPU)		
Interfaces for data	Ethernet	
transfer (10Gbps		
Ethernet, PCIe,)		
Protocols (TCP/IP,	TCP/IP	
UDP/IP, PCIe,)		
Input data formats		
(CSV, HDF5,)		
Output data	HDF5	
formats (CSV,		
HDF5,)		
Programming	C, C++, CUDA	
Languages		
(VHDL, C, C++,		
CUDA,)		
Software	TANGO, Matlab	
including versions		
(Frameworks,		
Toolbox,)		
Algorithmic		
Details		
Additional		
Resources (web		
repositories, links,		





documentation,		
)		
Aims within	Target alignment/characterization for optimal acceleration	
UFDAC		
ltem	Description	Detail
Institution	ELI-NP (IFIN-HH)	Extreme Light Infrastructure –
		Nuclear Physics / 'Horia Hulubei'
		National Institute for R&D in
		Physics and Nuclear Engineering
Application	In-situ gamma	HPL driven nuclear physics
	spectroscopy	experiments require
		unconventional active detection
		techniques due to the harsh
		environment (EMP)
Setup Details	Gated LaBr <sub>3</sub> detector,	Waveform acquisition shortly after
	digitizer, optical link, PC	the laser pulse followed by
		onboard signal processing for
		delayed gamma events.
Sensors/Detectors	Gated LaBr <sub>3</sub> detector	
DAQ	digitizer	(manufacturer CAEN or NI)
Typical duration	2 weeks	
of experiment		
Test requirements	test setup	Detection, DAQ, gate generator,
		radioactive gamma source
Image/Digitizer	≥12 bit, ≥500 MS/s	
properties		
(size, resolution,		
data format,		





encoding,)		
Data bandwidth	To be determined	
(in, out,		
intermediate,)		
Latencies		
Data processing	FPGA, CPU	
element (FPGA,		
GPU, DSP, CPU)		
Interfaces for data	Optical link	
transfer (10Gbps		
Ethernet, PCIe,)		
Protocols (TCP/IP,	PCIe	
UDP/IP, PCIe,)		
Input data formats	binary	
(CSV, HDF5,)		
Output data	ROOT	
formats (CSV,		
HDF5,)		
Programming	C, C++, VDHL	
Languages		
(VHDL, C, C++,		
CUDA,)		
Software	ROOT, LabVIEW	
including versions	FPGA, Quartus	
(Frameworks,		
Toolbox,)		
Algorithmic		
Details		
Additional		
Resources (web		





repositories, links,	
documentation,	
)	
Aims within	Online data processing
UFDAC	





# Partner: ESRF

ltem	Description	Detail
Institution	ESRF	European Synchrotron Radiation
		Facility
Application	X-Ray detectors DAQ	High bandwidth and low latency
		data transfer using zero-copy
		RDMA over routed network
		assuring data integrity.
Setup Details	DAQ for X-rays	Streaming of detector data via
	detectors at synchrotron	multiple channels to several
	Beamlines.	memory destinations on many
	Connection to High	HPC systems.
	Performance Computing	
	system by cables	
	(Ethernet, PCIe, IB,)	
	with some online	
	processing functions.	
	Remote analysis user	
	interface.	
Sensors/Detectors	Target detectors:	Proof of concept likely based on
	multiple	Smartpix pixel detector (ESRF)
DAQ	Not Determined	
Typical duration	Not Determined	
of experiment		
Test requirements	FPGA development (7	
	family Xilinx FPGA),	
	board, CPU, RoCE NIC,	
	PCIe cables	
Image/Digitizer	Not determined	





properties		
(size, resolution,		
data format,		
encoding,)		
Data bandwidth	Not determined	Depend on the link to be selected
(in, out,		in the frame of this study.
intermediate,)		
Latencies	Minimum. Not	Depend on the selected link and
	determined	the system architecture
Data processing	FPGA, CPU	
element (FPGA,		
GPU, DSP, CPU)		
Interfaces for data	10 Gbps Ethernet,	
transfer (10Gbps	PCIe, Infiniband	
Ethernet, PCle,)		
Protocols (TCP/IP,	RoCE, TCP/IP,	The protocol is not yet
UDP/IP, PCIe,)	PCIe, IB	determined, we might need to
		implement some for comparison
		purposes.
Input data formats	Binary	
	Diriary	
(CSV, HDF5,)	Dipon	
Output data	Binary	
formats (CSV,		
HDF5,)		
Programming	VHDL/Verilog – C –	Scripts can be done under unix
Languages	Python – HLS – TCL	using CSH
(VHDL, C, C++,		
CUDA,)		
Software	Vivado 2015	
including versions	and likely Matlab	





(Frameworks,	Simulink
Toolbox,)	
Algorithmic	
Details	
Additional	www.molex.com
Resources (web	www.mellanox.com
repositories, links,	www.ieeexplore.com
documentation,	http://intranet.esrf.fr/
)	www.onestepsystems.com
Aims within	Study and prototyping of a generic DAQ platform for High
UFDAC	Data rate X-rays detectors





# **Partner: HZDR**

ltem	Description	Detail
Institution	HZDR	Institute of Radiation Physics,
		FWK
Application	Small-Angle X-Ray	Method to study structure
	Scattering	properties of matter with intense
		x-ray beams. Specially interest in
		hot dense matter features in the
		nanometer range.
Setup Details	Pixel detectors. Read out	
	via Ethernet. Laptop or	
	workstation for data	
	acquisition.	
Sensors/Detector	Indirect CCD or CMOS.	Indirect: PIXIS XF 2048B with
S	Direct CMOS	GADOX scintillator.
		Direct: Timepix detector.
DAQ	Laptop	Proprietary software (LightField,
	(Switch to DAQ server in	Sophy).
	the future for multiple	
	detector acquisition)	
Typical duration	2 days	24h / day measurement time
of experiment		
Test requirements	Intense X-Ray beam	
Image/Digitizer	Indirect: 2048 x 2048 pixel	Files can contain multiple frames
properties	image in .spe 3.0 format.	with specific information (detector
(size, resolution,		parameters, exposure time, other
data format,	Direct: 512x512 pixel	metadata) of each frame
encoding,)	image in tiff 32 bit format	contained in a footer.
	or ASCII file.	
Data bandwidth	In:	about 10 MB per scattering
(in, out,	100 MB / s	image, assuming 10 Hz repetition





intermediate,)	Intermediate:	rate
	100 MB / s	
	Out:	Flexible user-selectable readout,
	Unknown	region of interest and binning
Latencies	Unknown	
Data processing	CPU	GPU support planned
element (FPGA,		
GPU, DSP, CPU)		
Interfaces for data	USB 2.0	
transfer (10Gbps	USB 3.0	
Ethernet, PCIe,)	10 Gbps Ethernet	
Protocols (TCP/IP,		
UDP/IP, PCIe,)		
Input data formats	Binary (proprietary)	
(CSV, HDF5,)	HDF5	
Output data	Tiff, ascii	
formats (CSV,		
HDF5,)		
Programming	Python	
Languages	C++/C	
(VHDL, C, C++,		
CUDA,)		
Software	LightField 4.10	KARABO 1.4.x
including	Sophy 1.3.5	EPICS 3.14.12.5
versions	Python 2.7	
(Frameworks,	ROOT 5.34	
Toolbox,)		
Algorithmic		
Details		
Additional	http://www.princetoninstruments.com/products/PIXIS-XF	
Resources (web	https://medipix.web.cern.ch/medipix/pages/medipix2/timepix.ph	





repositories,	n	
links,	P	
documentation,		
)		
Aims within		aging. Generalize data distribution for
UFDAC	usage in e.g. imaging	
ltem	Description	Detail
Institution	HZDR	Institute of Radiation Physics,
		FWK
Application	Fast Digital Signal	Testbed Application: Positron
	Processing	Annihilation Spectroscopy
	Currently implemented	
	as a testbed application	
Setup Details	DAQ at Accelerator	Streaming of waveform data for
	Laboratory	fitting via GPUs in HPC cluster.
	Ethernet connection to	Date reduction by ~1000,
	HPC system with online	depending on number of fitting
	data analysis	parameters.
	Remote analysis user	Storage of fitting parameters to
	interface	disk
Sensors/Detectors	High purity Germanium	Company: ORTEC
	Semiconductor	
	Detectors	
DAQ	Spectroscopy Amplifier	NIM
	+ Pulse Shaper	Amplifier: Canberra 2020
	+ Signal to Noise	
	Keysight Technologies	14 bit, 440 Msps
	Digitizer	
	A/D Wandler	DC440
Typical duration	4 days	24h / day measurement time
of experiment	, duyo	
orexperiment		





Test requirements	Na 22 source	Appropriate radiation protection
Image/Digitizer	2000 points per event	Waveform data, fixed sampling
properties	1D data	
(size, resolution,	4kb/event	
data format,	8kEvents/s	
encoding,)	10 TB/experiment	
Data bandwidth	ln:	
(in, out,	100MiB/s per Crate	
intermediate,)	Intermediate:	
	40MiB/s per GPU	
	Out:	
	0.3 MiB/s for UI/storage	
Latencies	Not yet determined	
Data processing	CPU	NVIDIA GPU compute cabability >
element (FPGA,	GPU	3.5 (K20 and up)
GPU, DSP, CPU)		
Interfaces for data	Compact PCI	
transfer (10Gbps	PCle	
Ethernet, PCIe,)	10 Mbps Ethernet	
	Infiniband QDR/FDR	
Protocols (TCP/IP,	Message Passing	Abstract interface via GrayBat
UDP/IP, PCIe,)	Interface (MPI)	
	ZeroMQ (UDP, TCP/IP,	
	TCP/IP over Infiniband)	
Input data formats	Binary (proprietary)	
(CSV, HDF5,)		
Output data	ROOT, CSV	Interface to Go4
formats (CSV,		
HDF5,)		
Programming	C++14	C++ template metaprogramming
Languages	CUDA	





(VHDL, C, C++,		
CUDA,)		
Software	cracen	Application name is 'cracen'
including versions	graybat (DevBranch	'graybat' is used to abstract
(Frameworks,	10.03.)	communication
Toolbox,)	Root	
	Boost > 1.56.0	
Algorithmic	Levenberg-Marquardt	
Details	for Fitting	
Additional	https://github.com/Compu	tationalRadiationPhysics/cracen
Resources (web	https://github.com/ComputationalRadiationPhysics/graybat	
repositories, links,		
documentation,		
)		
Aims within	Generalize data distribution	on for usage in e.g. imaging
UFDAC		





# Partner: PSI

ltem	Description	Detail
Institution	Paul-Scherrer-Institut	Macromolecules and Bioimaging
		SLS Detectors Group
Application	Charge Integrating Detectors	Algorithm to convert dynamic
		gain switching charge integrating
		data into single photon counts
Setup Details	Jungfrau detector in an X-	Acquiring data with detector and
	Ray box or at SLS	processing on the FPGA.
	beamlines	Afterwards sending to Backend
		system
Sensors/Detector	Jungfrau, AGPID, Gotthard	
S		
DAQ	In house developed multi	ASIC+Frontend Board(s)
	module detector system	
	Backend Server(s)	Up to 2x 10GbE connection per
		detector module to a server
	Control PC	Linux Server
Typical duration	Several hours to days	Depending on the experiment
of experiment		data taking can last several days
		at the beamline
Test	Beamline access for pilot	Development and early testing
requirements	experiments	can be done with an X-Ray tube
		in house
Image/Digitizer	Jungfrau:	2 MSB encode the gain
properties	16M pixel detector (500k	switching state (G0, G1 and G2)
(size, resolution,	Pixel modules)	A per gain per pixel offset
data format,	75µm x 75µm pixel size	correction has to be applied to
encoding,)	2kHz frame rate	the 14 bit raw ADC value.
	14 bit ADC + 2 bit gain per	





	pixel	
	2D raw data	
Data bandwidth	In: 2.2 GByte/s per module	Data rate on final storage
(in, out,	Out: User defined	depends on frame rate
intermediate,)	Intermediate:	requested by user
	6.6 GByte/s	
	(Data+Conversion factors)	
	needed to feed the	
	processing unit	
Latencies	FPGA negligible	Maximum latency not more than
	CPU/GPU: Not yet	2 seconds for online displays
	determined (depends on	
	buffer size)	
Data processing	FPGA, GPU or CPU	Any combination (e.g.
element (FPGA,		FPGA+GPU) is possible.
GPU, DSP, CPU)		
Interfaces for	2x 10GbE – FPGA	
data transfer	Optionally converged to	
(10Gbps	40GbE	
Ethernet, PCIe,	PCIe-GPU	
)		
Protocols	UDP-FPGA to Backend	
(TCP/IP, UDP/IP,	PCIe-GPU	
PCIe,)		
Input data	Raw charge integrated pixel	14 bit ADC + 2 bit gain per pixel
formats (CSV,	data	512 row x 1024 columns row
HDF5,)		wise
Output data	Photon counted pixel data.	In a HDF5 data container
formats (CSV,	I.e. number of photon per	
HDF5,)	pixel in the user selected	
	time frame	





Programming	VHDL (FPGA)	
Languages	CUDA (GPU)	
(VHDL, C, C++,	C,C++, Assembler (CPU)	
CUDA,)		
Software	Altera Quartus Prime	Altera/Xilinx for FPGA
including	Xilinx ISE/Vivado	programming
versions	CUDA	CUDA for GPU
(Frameworks,	CERN Root	CERN Root for data evaluation
Toolbox,)		
Algorithmic	Remove previous measured	A calibration curve with 3 linear
Details	pixel value offset per gain	sections (one per gain) is
	Apply a per gain scaling	needed to recover the number of
	factor	photons
Additional	https://www.psi.ch/detectors/ju	ungfrau
Resources (web	https://www.psi.ch/detectors/p	rojects#Charge_Integrating_Read
repositories,	<u>Out</u>	
links,		
documentation,		
)		
Aims within	Developing high speed detect	ors with the advantages of both
UFDAC	worlds (pixel counting and dyr	namic gain charge sharing)





# **Partner: XFEL**

ltem	Description	Detail
Institution	XFEL	European XFEL GmbH
Application	Pulse analyzer of digitizer data	Analyze each received pulse that is output of detector and depends
	5	on algorithm (Peak detection,
		Energy of Pulse, zero suppression
		and)generates data
Setup Details	Micro TCA crate	There are eight digitizers in Micro
	installation in the LAB	TCA crate that receive data,
		process it and send processed
		data in pre-defined packets to
		software.
Sensors/Detectors	MCP, APD, photo diode	Detects photons or electrons and
	detectors	generates pulses based on
		received particles and these
		pulses are fed to digitizers for
		processing
DAQ	Micro TCA crates	Because of remote control
	+ NAT MCH	capability of Micro TCA system
	+Vadatech CPU	this technology has been chosen.
		In each crate there is one CPU for
		running software on it to process
		and store received data from
		digitizers, one MCH to control
		digitizers and provide remote
		control capability and eight
		digitizers( from SP-Device
		company) to receive pulses and
		do on-line processing
	SP-Device Digitizers	12 bit, 2 GSPS





Typical duration	1 week	24h / day measurement time
of experiment		
Test requirements	Precise signal generator	Agilent M8190A is used in LAB to
		generate trigger signal with pulses
Image/Digitizer	Digitizer with 12 Bit	Peak values, Energy of Pulse,
properties	resolution and 2/4/8	zero suppression. These three
(size, resolution,	GSPS sampling rate.	different algorithms work on FPGA
data format,	100 Mbyte/s output data	to get peak time information and
encoding,)	rate	peak height of each pulse, Energy
		calculator integrates samples of
		each pulse and send this value to
		software, Zero suppression sends
		only pulse samples which number
		of samples per pulse can be
		configured by user
Data bandwidth	12 Gbyte/s input	Four channels per digitizer works
(in, out,	bandwidth(four Channel	with 2GSPS and 12 bit resolution.
intermediate,)	per digitizer)	After processing data
	100 Mbyte/s Output	encapsulated in packets and
		depends on Algorithm
Latencies	Online processing	
Data processing	FPGA, Xilinx virtex6	A Xilinx lx240t is used in SP-
element (FPGA,		Device AD412 digitizers and all
GPU, DSP, CPU)		algorithms has been implemented
		in this FPGA
Interfaces for data	PCIe interface	PCIe Gen I with 4 lanes is used in
transfer (10Gbps		digitizers to communicate and
Ethernet, PCIe,)		transfer data
Protocols (TCP/IP,	Specialized Protocol	One protocol is defined for
UDP/IP, PCIe,)		communication between software





		and firmware and for each
		algorithm there is dedicated
		packet to use bandwidth efficiently
Input data formats	Specialized Protocol in	Software receives processed data
(CSV, HDF5,)	stream	in predefined packets and after
		extraction saves data in HDF5
Output data	HDF5	Software saved data in HDF5
formats (CSV,		format
HDF5,)		
Programming	VHDL, C++	VHDL is used to design Firmware
Languages		for FGPA in Xilinx ISE12.4 and
(VHDL, C, C++,		C++ is used to develop software
CUDA,)		
Software	Xilinx ISE 12.4	Because of SP-Device DevKit
including versions	Questa Sim(for	Xilinx ISE12.4 is used for firmware
(Frameworks,	simulation)	development. Mentor graphics
Toolbox,)	SP-Device DevKit	Questa sim is also utilized for
		simulation. SP-Device Devkit is an
		IP Core that provides all IO
		communication for digitizer (PCIe,
		ADC configuration and)
Algorithmic		
Details		
Additional		
Resources (web		
repositories, links,		
documentation,		
)	Acquisition Data Interchange Format	
	https://docs.xfel.eu/alfresco/d/a/workspace/SpacesStore/9fc815ad-c923-	
	45eb-a547-	

e64b99aaa727/Acquisition%20Data%20Interchange%20Format.docx





Aims within UFDAC	Exchange of experience and possibly spreading the developed interfaces and protocols if interest exists	
ltem	Description	Detail
Institute	XFEL	European XFEL GmbH
Application	Low Latency Protocol	Communication interface
		developed to be the high-speed
		link to distribute beam information
		with minimal latency, allowing
		information to be usable on
		acquisition systems before data
		arrives.
Setup Details	High-speed link	Detectors, diagnostics or decision
	communication between	devices.
	FPGA based data	
	acquisition devices.	
	Timing System	Device providing a common clock
		reference, synchronization and
		timing information across all
		devices
Sensors/Detectors	1D/2D detectors	Rejection of acquired data
	VETO System	Beam based feedback system to
	Diagnostic System	improve the beam parameters
		based on diagnostic or detector
		systems
DAQ	FPGA with compatible	Compatible interfaces and
	interfaces	transmission mediums
		(connectors, cables) need to be
		provided
	Timing System	Common clock and trigger
		reference to all systems together





		with timing information can be
		provided from an external source
		(Timing System) or generated
		internally in the FPGA Board that
		contains the protocol.
Typical duration	7 days / Week	24h / day measurement time
of experiment		
Test requirements	FPGA with compatible	FPGA Boards to simulate
	interfaces	transmitter and receiver devices
	Signal Generator	Trigger and clock reference for all
		systems. Timing information could
		be generated internally on the
		FPGA board acting as the
		Transmitter.
Image/Digitizer	1D/2D Detector data	
properties		
(size, resolution,		
data format,		
encoding,)		
Data bandwidth	In/Out: >1.25 Gbps	Data bandwidth typical application
(in, out,		is 3.215 Gbps, with 16 bit I/O. I/O
intermediate,)		can be configured during
		operation and bandwidth is limited
		by the Interface (10 Gbps is
		achievable using SFP+ interfaces)
Latencies	> 22 clock reference	Information related to
	cycles	transmission data (16 clock
		cycles) plus data, whose process
		depends on data word size (6
		clock cycles for 16 bit data)
Data processing	FPGA	GTP/GTX Transceivers





element (FPGA,		
GPU, DSP, CPU)		
Interfaces for data	SFP/SFP+/Ethernet	
transfer (10Gbps		
Ethernet, PCIe,)		
Protocols (TCP/IP,	Custom XFEL protocol	Configurable protocol that allows
UDP/IP, PCIe,)		data type and size to change
		during operation. Data information
		is sent in advance to optimize the
		receiver's logic to the data type
		and size to be transmitted.
Input data formats	User defined	Information concerning the data to
(CSV, HDF5,)		be transmitted is send in advance
		of the actual data. Parameters
		sent include data type, data word
		size, IDs (beam and transmitter).
		This information can be
		reconfigured during operation.
Output data	User defined	Read detail section of Input data
formats (CSV,		formats.
HDF5,)		
Programming	HDL	VHDL GTP/GTX core manager
Languages		provided by FPGA vendor
(VHDL, C, C++,		HDL Protocol
CUDA,)		
Software	Xilinx ISE	XFEL High Level FPGA
including versions	Simulink	Framework
(Frameworks,		
Toolbox,)		
Algorithmic	Not applicable	
Details		





Additional	XFEL EuCALL Public Folder
Resources (web	https://docs.xfel.eu/share/page/guest-
repositories, links,	access?nodeRef=workspace://SpacesStore/d7f3dfec-01c4-
documentation,	42b5-a0d0-f290e1c2f80d
)	
Aims within	Generalize timing information and beam data distribution for
UFDAC	usage in e.g. imaging, diagnostics

